

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

Lab 5: GNU Make

Comp Sci 1585
Data Structures Lab:
Tools for Computer Scientists



Computer Science

What is make?

- Example makefile
- Dependencies
- Targets and .PHONY
- Wildcards and special variables
- Example
- Patterns

① What is make?

- Example makefile
- Dependencies
- Targets and .PHONY
- Wildcards and special variables
- Example
- Patterns

What is make?

- Example makefile
- Dependencies
- Targets and .PHONY
- Wildcards and special variables
- Example Patterns

- `$ make` executes a program that can be used to create files (such as executables).
- It can detect what has changed between builds and only rebuild what is necessary.
- Makefiles are very common in large C and C++ projects.
- They can also be used to store project-related commands.
- GNU Make is a tool which controls the generation of executables, and other non-source files of a program, from the program's source files.
- <https://www.gnu.org/software/make/>

What is make?

**Example
makefile**

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

What is make?

**Example
makefile**

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

```
program:
```

```
    g++ *.cpp -o program
```

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

```
program: main.cpp funcs.h funcs.cpp
        g++ *.cpp -o program
```

What is make?

Example
makefile

Dependencies

**Targets and
.PHONY**

Wildcards and
special variables

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

```

program: main.o funcs.o
    g++ main.o funcs.o -o program

main.o: main.cpp funcs.h
    g++ -c main.cpp

funcs.o: funcs.cpp funcs.h
    g++ -c funcs.cpp
    
```

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

```
.PHONY: clean
```

```
program: main.o funcs.o
```

```
    g++ main.o funcs.o -o program
```

```
# %< --- SNIP --- >%
```

```
# - means "ignore errors from"
```

```
# @ means "don't print command"
```

```
clean:
```

```
    -@rm -f program
```

```
    -@rm -f *.o
```

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

**Wildcards and
special variables**

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

Store variable to use as arguments

What is make?

Example
 makefile

Dependencies

Targets and
 PHONY

Wildcards and
 special variables

Example

Patterns

- `var=value` sets values.
- `${var}` uses the value of the variable.
- `var=$(wildcard *.cpp)` stores the name of every file ending in `.cpp` in the variable `var`.
- `foo=$(var:%.cpp=%.o)` substitutes `.o` for `.cpp` in all the files in `var`.
- `target: var=thing` assigns `thing` to `var` when building `target` and its dependencies.

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

What is make?

Example
makefile

Dependencies

Targets and
.PHONYWildcards and
special variables

Example

Patterns

```
CFLAGS = -Wall --pedantic-errors -O2
```

```
program: main.o funcs.o
```

```
    g++ ${CFLAGS} main.o funcs.o -o program
```

```
.PHONY: debug
```

```
debug: CFLAGS = -g -Wall --pedantic-errors
```

```
debug: program
```

```
main.o: main.cpp funcs.h
```

```
    g++ ${CFLAGS} -c main.cpp
```

```
funcs.o: funcs.cpp funcs.h
```

```
    g++ ${CFLAGS} -c funcs.cpp
```

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

① What is make?

Example makefile

Dependencies

Targets and .PHONY

Wildcards and special variables

Example

Patterns

What is make?

Example
makefile

Dependencies

Targets and
PHONY

Wildcards and
special variables

Example

Patterns

- You can make pattern targets that describe how to build more than one file.
- As with substitution, you use `%` for the variable part of the target name.
- For example: `%.o: %.cpp` describes how to build any `.o` file from its matching `.cpp` file.
- `$@` holds the name of the target.
- `$<` holds the name of the first dependency.
- `$^` holds the names of all the dependencies.
- Automatic Variables: https://www.gnu.org/software/make/manual/html_node/Automatic-Variables.html

What is make?

Example

makefile

Dependencies

Targets and

.PHONY

Wildcards and
special variables

Example

Patterns

```

SOURCES = $(wildcard *.cpp)
HEADERS = $(wildcard *.h)
OBJECTS = $(SOURCES:%.cpp=%.o)

CPP = g++
CFLAGS = -Wall --pedantic-errors -O2

program: ${OBJECTS}
    ${CPP} ${CFLAGS} ${OBJECTS} -o program

%.o: %.cpp ${HEADERS}
    ${CPP} ${CFLAGS} -c $<

.PHONY: clean
clean:
    -@rm -f program
    -@rm -f ${OBJECTS}
    
```

What is make?

Example
makefile

Dependencies

Targets and
.PHONY

Wildcards and
special variables

Example

Patterns

Command-Line Options:

- `$ make -j3` runs up to 3 jobs in parallel
- `$ make -B` makes targets even if they seem up-to-date.

Related programs:

- `makedepend` is a command for auto-generating dependencies in C and C++ projects.
- `CMake` can generate Makefiles and various IDE configurations for projects.